

In re Patent Application of:
GARNIER ET AL.
Serial No. 09/499,060
Filing Date: February 4, 2000

/

In the Claims:

Claims 1-8 (Previously Cancelled).

9. (Currently Amended) An integrated circuit voltage ramp generator produced using ~~semiconductor~~ CMOS technology and comprising:

a capacitance; and
a CMOS charging circuit connected to said capacitance and comprising
a current generator having a first resistance,
and

a circuit connected to said current generator and to said capacitance, said circuit having a second resistance and enabling a capacitance charging current to be proportional to a square of a ratio of the second resistance and the first resistance. ~~resistance, said first and second resistances having a same type technology.~~

10. (Currently Amended) A voltage ramp generator according to Claim 9, wherein said CMOS charging circuit further comprises a degenerate current mirror circuit.

11. (Previously Added) A voltage ramp generator according to Claim 10, wherein said degenerate current mirror circuit comprises:

a first MOS transistor having a channel of a first conductivity type comprising a gate, a drain and a source, the drain and the gate being connected to said current generator, and the source being connected to said second resistance; and

In re Patent Application of:
GARNIER ET AL.
Serial No. 09/499,060
Filing Date: February 4, 2000

/

a second MOS transistor having a channel of the first conductivity type comprising a gate, a drain and a source, the gate being connected to the gate of said first MOS transistor, the source being connected to a supply voltage, and the drain being connected to said capacitance.

12. (Previously Added) A voltage ramp generator according to Claim 11, wherein each of said first and second MOS transistors comprises a P-channel MOS transistor.

13. (Previously Added) A voltage ramp generator according to Claim 9, wherein said capacitance comprises a gate capacitance of a MOS transistor.

14. (Previously Added) A voltage ramp generator according to Claim 9, wherein current generated by said CMOS current generator is based upon the equation:

$$Ig2 = K2 \times \frac{Vg2}{Rg2}$$

where Ig2 is the current, K2 is a proportionality coefficient, Rg2 is the first resistance, and Vg2 is a reference voltage proportional to the quantity $k\frac{T}{q}$, where k is the Boltzmann constant, T is absolute temperature, and q is the charge of an electron.

15. (Currently Amended) An integrated circuit voltage ramp generator produced using semiconductor CMOS technology and comprising:

a capacitance; and

In re Patent Application of:
GARNIER ET AL.
Serial No. 09/499,060
Filing Date: February 4, 2000

a CMOS charging circuit connected to said capacitance and comprising

a current generator having a first resistance, and

a degenerate current mirror circuit connected to said current generator and to said capacitance, said degenerate current mirror circuit having a second resistance for generating a capacitance charging current that is proportional to a square of a ratio of the second resistance and the first resistance, ~~said first and second resistances having a same type technology~~.

16. (Previously Added) A voltage ramp generator according to Claim 15, wherein said current generator has a first resistance, and said degenerate current mirror circuit has a second resistance such that the capacitance charging current is proportional to a square of a ratio of the second resistance and the first resistance.

17. (Previously Added) A voltage ramp generator according to Claim 15, wherein said degenerate current mirror circuit comprises:

a first MOS transistor having a channel of a first conductivity type comprising a gate, a drain and a source, the drain and the gate being connected to said current generator, and the source being connected to said second resistance; and

a second MOS transistor having a channel of the first conductivity type comprising a gate, a drain and a source, the gate being connected to the gate of said first MOS

In re Patent Application of:
GARNIER ET AL.
Serial No. 09/499,060
Filing Date: February 4, 2000

transistor, the source being connected to a supply voltage, and the drain being connected to said capacitance.

18. (Previously Added) A voltage ramp generator according to Claim 17, wherein each of said first and second MOS transistors comprises a P-channel MOS transistor.

19. (Previously Added) A voltage ramp generator according to Claim 15, wherein said capacitance comprises a gate capacitance of a MOS transistor.

20. (Previously Added) A voltage ramp generator according to Claim 15, wherein current generated by said current generator is based upon the equation:

$$Ig2 = K2 \times \frac{Vg2}{Rg2}$$

where Ig2 is the current, K2 is a proportionality coefficient, Rg2 is the first resistance, and Vg2 is a reference voltage proportional to the quantity $k \frac{T}{q}$, where k is the Boltzmann constant, T is absolute temperature, and q is the charge of an electron.

21. (Currently Amended) An integrated circuit current ramp generator produced using ~~semiconductor~~ CMOS technology and comprising:

a voltage ramp generator comprising
a capacitance, and
a CMOS charging circuit connected to said capacitance and comprising

In re Patent Application of:
GARNIER ET AL.
Serial No. 09/499,060
Filing Date: February 4, 2000

a current generator having a first resistance, and

a circuit connected to said current generator and to said capacitance, said circuit having a second resistance and enabling a capacitance charging current to be proportional to a square of a ratio of the second resistance and the first resistance; resistance, said first and second resistance having a same type technology; and

a conversion circuit connected to said voltage ramp generator for generating a current ramp.

22. (Previously Added) A current ramp generator according to Claim 21, wherein said conversion circuit comprises a third resistance.

23. (Currently Amended) A current ramp generator according to Claim 21 Claim 21, wherein said third resistance comprises an implanted resistance having a positive temperature coefficient.

24. (Currently Amended) An integrated circuit current ramp generator according to Claim 21, wherein said CMOS charging circuit further comprises a degenerate current mirror circuit.

25. (Previously Added) A current ramp generator according to Claim 24, wherein said degenerate current mirror circuit comprises:

a first MOS transistor having a channel of a first

In re Patent Application of:
GARNIER ET AL.
Serial No. 09/499,060
Filing Date: February 4, 2000

conductivity type comprising a gate, a drain and a source, the drain and the gate being connected to said current generator, and the source being connected to said second resistance; and

a second MOS transistor having a channel of the first conductivity type comprising a gate, a drain and a source, the gate being connected to the gate of said first MOS transistor, the source being connected to a supply voltage, and the drain being connected to said capacitance.

26. (Previously Added) A current ramp generator according to Claim 25, wherein each of said first and second MOS transistors comprises a P-channel MOS transistor.

27. (Previously Added) A current ramp generator according to Claim 21, wherein said capacitance comprises a gate capacitance of a MOS transistor.

28. (Previously Added) A current ramp generator according to Claim 21, wherein current generated by said current generator is based upon the equation:

$$Ig2 = K2 \times \frac{Vg2}{Rg2}$$

where Ig2 is the current, K2 is a proportionality coefficient, Rg2 is the first resistance, and Vg2 is a reference voltage proportional to the quantity $k\frac{T}{q}$, where k is the Boltzmann constant, T is absolute temperature, and q is the charge of an electron.

29. (Currently Amended) An integrated circuit

In re Patent Application of:
GARNIER ET AL.
Serial No. 09/499,060
Filing Date: February 4, 2000

current ramp generator produced using ~~semiconductor~~ CMOS technology and comprising:

a voltage ramp generator comprising
 a capacitance having a first resistance, and
 a CMOS charging circuit connected to said capacitance and comprising
 a current generator, and
 a degenerate current mirror circuit
 connected to said current generator and to said capacitance, said degenerate current mirror circuit having a second resistance for generating a capacitance charging current that is proportional to a square of a ratio of the second resistance and the first ~~resistance~~,
 resistance; said first and second resistances
 having a same type technology; and
 a third resistance connected to said voltage ramp generator for generating a current ramp.

30. (Previously Added) A current ramp generator according to Claim 29, wherein said current generator has a first resistance, and said degenerate current mirror circuit has a second resistance such that the capacitance charging current is proportional to a square of a ratio of the second resistance and the first resistance.

31. (Previously Added) A current ramp generator according to Claim 29, wherein said third resistance comprises an implanted resistance having a positive temperature coefficient.

In re Patent Application of:
GARNIER ET AL.
Serial No. 09/499,060
Filing Date: February 4, 2000

32. (Previously Added) A current ramp generator according to Claim 29, wherein said degenerate current mirror circuit comprises:

a first MOS transistor having a channel of a first conductivity type comprising a gate, a drain and a source, the drain and the gate being connected to said CMOS current generator, and the source being connected to said second resistance; and

a second MOS transistor having a channel of the first conductivity type comprising a gate, a drain and a source, the gate being connected to the gate of said first MOS transistor, the source being connected to a supply voltage, and the drain being connected to said capacitance.

33. (Previously Added) A current ramp generator according to Claim 32, wherein each of said first and second MOS transistors comprises a P-channel MOS transistor.

34. (Previously Added) A current ramp generator according to Claim 29, wherein said capacitance comprises a gate capacitance of a MOS transistor.

35. (Previously Added) A current ramp generator according to Claim 29, wherein current generated by said current generator is based upon the equation:

$$Ig2 = K2 \times \frac{Vg2}{Rg2}$$

where Ig2 is the current, K2 is a proportionality coefficient, Rg2 is the first resistance, and Vg2 is a

In re Patent Application of:
GARNIER ET AL.
Serial No. 09/499,060
Filing Date: February 4, 2000

reference voltage proportional to the quantity $k \frac{T}{q}$, where k is

the Boltzmann constant, T is absolute temperature, and q is the charge of an electron.

36. (Currently Amended) A method for generating a ramp voltage comprising:

generating a capacitance charging current using an integrated circuit charging circuit produced using semiconductor CMOS technology and comprising a current generator having a first resistance and a circuit connected to the generator, the circuit having a second resistance and enabling the capacitance charging current to be proportional to a square of a ratio of the second resistance and the first resistance; resistance, said first and second resistances having a same type technology; and

charging a capacitance with the capacitance charging current for generating the ramp voltage.

37. (Currently Amended) A method according to Claim 36, wherein the circuit further comprises a degenerate current mirror circuit.

Claims 38-39 (Previously Cancelled).

40. (Previously Added) A method according to Claim 36, wherein current generated by the current generator is based upon the equation:

$$I_{g2} = K_2 \times \frac{V_{g2}}{R_{g2}}$$

In re Patent Application of:
GARNIER ET AL.
Serial No. 09/499,060
Filing Date: February 4, 2000

where Ig2 is the current, K2 is a proportionality coefficient, Rg2 is the first resistance, and Vg2 is a reference voltage proportional to the quantity $k\frac{T}{q}$, where k is the Boltzmann constant, T is absolute temperature, and q is the charge of an electron.